KEY FEATURES
 |
|
 |
|
| • |
|
Real time transparent emulation up to 33 MHz |
| • |
|
No restrictions on DSP hardware or software |
| • |
|
Symbolic Trace listing |
| • |
|
32k * 80 bit hardware Trace Buffer |
| • |
|
In-line symbolic assembler and disassembler |
| • |
|
4K of overlay Program Memory (64K on USP-16) |
| • |
|
32K of address hardware breakpoints |
| • |
|
Three Complex Events to trigger Breakpoints or Trace logic |
| • |
|
Temporary address hardware breakpoints |
| • |
|
Two 16 bit Pass Counters |
| • |
|
8 level real time Sequencer |
| • |
|
8 channel user logic state analyzer |
| • |
|
External Trigger input and output |
| • |
|
Performance Analysis hardware/software |
| • |
|
Trace display during execution |
| • |
|
Designed, manufactured and supported in U.S.A. |
|
USER INTERFACE
|
The TMS320C10 emulator unit was designed to work with IBM PC
compatible computers. Its Windows user interface includes: a pop-up Status window for
internal Registers; windows for Internal and External Memory; source code window with
single stepping, breakpoints, fast calls and skip; full screen edit; user defined, movable
windows; nine user defined setups hold Breakpoint, Trace and Event information for easy
recall from disk. |
COMPLEX EVENTS
|
Complex Event is a set of conditions that control the operation of
complex program breakpoints and trace start/stop logic in real time. There are three
TMS320C10 events available, each consisting of the combination of the following: |
| • |
|
8K address breakpoints or ranges (64K on USP-16) |
| • |
|
Data pattern with
less than, greater than, equal,
not equal, and don't care combinations |
| • |
|
RD, WR, I/O, and Instruction Fetch as qualifiers |
| • |
|
External input
with programmable polarity and gate |
|
In addition, Events can be counted/delayed by the use of two 16 bit Pass Counters. On the
on the TMS320C1 emulator, an eight level hardware sequencer is available to sequentially
trigger from/to any Event or Pass Counter.
|
BREAKPOINTS
|
TMS320C1 emulator breakpoints are set to stop user program
execution preserving the current program status. They can be triggered from a combination
of: |
| • |
|
Simple address match or address range |
| • |
|
Three Complex
Events |
| • |
|
External input |
| • |
|
Two Pass Counters |
| • |
|
Sequencer |
| • |
|
Watchdog timer |
| • |
|
Trace full condition |
| • |
|
Trace buffer |
|
T R A C E B U F F E R
|
Trace buffer is a high speed RAM used to capture in real time all
activity on the microprocessor internal bus and pins. A dedicated start/stop logic allows
for filtering unwanted information from the TMS320C10 trace buffer. Buffer will remember
the selected 32K samples comprised of the following: |
| • |
|
Internal Address Bus (12 + 4 external bits) |
| • |
|
Internal Data Bus
(16 bits) |
| • |
|
BIO, INT, DEN, WE pins |
| • |
|
Real Time Clock
Stamp |
| • |
|
User logic inputs (8 bits) |
|
Trace can be started/stopped by the combination of: |
| • |
|
GO command |
| • |
|
Any Event |
| • |
|
Any Pass Counter |
| • |
|
Sequencer |
| • |
|
Trace Full
condition |
|
Additionally,
the TMS320C10 trace buffer is equipped with a special internal counter to allow tracing to
stop after a specified number of instructions or cycles. This feature allows Trace to
catch as much as 8K/32K of small fragments (snapshots) of executed program at full running
speed. The Trace contents can also be examined during the execution without slowing down
the microcontroller.
|
SPECIFICATIONS
|
|
|
| • |
Supported Microcontrollers |
|
|
32010, 32015, 32017 320C10, 320C15, 320C17 |
| • |
Maximum emulation speed |
|
|
33 MHz |
| • |
Size |
|
|
260 mm wide x 260 mm deep x 64 mm high |
| • |
Probe length |
|
|
12 in. |
| • |
Emulation Program Memory |
|
|
2 * 8 Kbytes (bank switchable) |
| • |
Program Memory Mapping |
|
|
2K blocks |
| • |
Pass Counters |
|
|
two, 16 bit each |
| • |
Trace counter |
|
|
8 bit |
| • |
Trace buffer |
|
|
8K / 32K * 80 bits |
| • |
Sequencer |
|
|
hardware, 8 level |
| • |
User probe |
|
|
8 channels, 1 trigger input, 1 trigger output |
| • |
Host interface |
|
|
Asynchronous RS-232C, 9600 – 19.2K baud |
| • |
File upload/download format |
|
|
Intel HEX, Texas Instruments COFF |
|
|
